It will pack about two times as many transistors per unit area and use less power. It will help future products and platforms deliver improved performance.